Research Member
Research Department
Research Year
2006
Research Journal
Proceedings of DDECS06, Czech Republic, Prague
Statistical Model for Logic Errors in CMOS Digital Circuits for Reliability-Driven Design Flow
Assiut University