Series connection of power cells in asymmetrical cascaded configurations helps to cancel redundant output levels and maximise the number of different levels generated by the inverter. A new configuration of three-phase multilevel asymmetrical cascaded voltage source inverter is presented. This structure consists of series-connected sub-multilevel inverters blocks. The number of utilised switches, insulated gate driver circuits, voltage standing on switches, installation area and cost are considerably reduced. Cascaded-cell DC voltages in each inverter leg form an arithmetic sequence with common difference of E. With the selected inverter DC sources, high-frequency pulse-width modulation (PWM) control methods can be effectively applied without loss of modularity. Low-frequency and sinusoidal PWM techniques were successfully applied. Hence, high flexibility in the modulation of the proposed inverter is demonstrated. The prototype of the suggested inverter was manufactured and the obtained simulation and hardware results ensured the feasibility of the configuration, and the compatibility of both modulation techniques was accurately noted. Lastly, the semiconductor losses in the converter were calculated using simulation models. Based on the analysis of the total power losses, the proposed inverter provided high efficiency at different operating conditions.
Research Member
Research Year
2013
Research Journal
IET Power Electronics
Research Vol
Vol. 6, Iss. 8
Research Rank
1
Research_Pages
PP.1696 - 1706
Research Abstract